



ASYNCHRONOUS FIFO



Under supervision of:

Eng. Ali Eltemsah

Submitted by: Mina Mikhaeel Fathy


The following snippets are some of the testing scenarios of the functionality of the Asynchronous FIFO block:

Figure 1: The start of the simulation, reset is asserted and the cases is the write and read data in the same time

Note : the bit which has value 11 is dropped due to the full is high , control logic should have been stop writing in that time

Note : after bit which has value 12 is readed , the empty flag goes high indicate that the control logic should not read data

If it read , the data readed will be the old stored data in that memory



ASYNCHRONOUS FIFO

Figure 2 : some bits is stored after some time from the previous bits




Figure 3 : data write first until full goes high , then read

